BU1924 DataSheet
DATASHEET
BU1924 Description
BU1924 Features
Each part is available in a choice of the following 9 reset threshold options: 1.58V, 1.67V, 2.19V, 2.32V, 2.63V, 2.93V, 3.08V, 4.38V and 4.63V. The reset timeout periods are 20ms (min) and 140ms (min) for the BU1924 and BU1924C BU1924, respectively. The watchdog timeout period is 1.6s (typ). The parts differ in terms of reset output configuration, as indicated in table 1.
BU1924 Applicatioins
CLKA Input Termination Voltage. This pin is connected to CLKA and CLKA through 50Ω termination resistors. Connect this pin to VCC - 2V for an LVPECL input signal on CLKA or leave floating for an LVDS input signal. Noninverting Differential Clock Input A
Relate Parts
Part Number
Quantity
Manufacturer
Date Code
Description
Pricing
7779
11+
The MAX809 and MAX810 are costCeffective s
9847
11+
Eight-bit PWM current control is built in for all
7290
11+
Low, 55µA No-Load Supply Current Guaranteed
8786
11+
• Fast: Optimized for medium operating &nb
7902
11+
BU4560 On-Chip Data RAM 1 Kbyte Critical Variable
18634
11+
The unified program and data memory space of the
8511
11+
The CD54/74FCT373, 373AT, and 533 octal transpare
14089
11+
BD6221 These H-bridge drivers are full bridge driv
14866
11+
The Address inputs are used to set the least sign