HOME >> ICs & Semiconductors >> Memory - XC17S50APDG8C
XC17S50APDG8C

XC17S50APDG8C

Manufacturer Part:XC17S50APDG8C
Part Type:Memory
Manufacturer:XILINX
Part ID:XC17S50APDG8C
Date Code:
Quantity Available:17877
Last Updated:2024/11/29

Fast Responses,Multi-lingual Sales Staff

*Global work hours:24 hours a day,5 days a week.
*Detailed part quote in less than 24 hours.
*Free Product Substitution Service

Description

Features

Applications

XC17S50APDG8C Description

    

XC17S50APDG8C Features

    Hynix XC17S50APDG8C-H/L series is registered 184-pin double data rate Synchronous DRAM Dual In-Line Memory Modules (DIMMs) which are organized as 32Mx72 high-speed memory arrays. Hynix XC17S50APDG8C-H/L series con- sists of eighteen 16Mx8 DDR SDRAM in 400mil TSOP II packages on a 184pin glass-epoxy substrate. Hynix XC17S50APDG8C-H/L series provide a high performance 8-byte interface in 5.25" width form factor of industry stan- dard. It is suitable for easy interchange and addition.

XC17S50APDG8C Applicatioins

    The input sample period is defined between rising edges of wordclock (WDCLK) input. Nominally, this is a 50% duty-cycle clock at frequency Fs, but it can be a pulse with Ts/256 < pulse-width < Ts (255/256); Ts=1/Fs. Left channel data is presented to the XC17S50APDG8C with rising edge of WDCLK, and right channel data is presented Ts/2 seconds later (when WDCLK falls if 50% duty cycle).
Request For Quotation
Your Name *:
We will not use your email for any purpose other than to communicate with you about the information regarding Baitron related activity,we will not provide your email to any third party.
Company Name *:
Country *:
Tel *:
Email *:
Part Number *:
Quantity *:
Comment :
If you're looking for other components,please enter part number,quantity in the comment box,we will find it for you,even if it didn't show in our inventory database

Relate Parts

Part Number
Quantity
Manufacturer
Date Code
Description
Pricing
10241
11+
PARAMETER Reference Voltage Section Fb Voltage
13752
11+
  The floating-point register file is made u
13848
Hardware Reset, active Low. Provides a hardware me
5208
A high on the MASTER RESET (MR) sets all the cont
14048
Addresses and chip enables are registered at risin
16717
The XC5200 Field-Programmable Gate Array Family i
15491
Wiper position programming defaults to midscale a
17695
The CS5381 uses a 5th-order, multi-bit delta-sigma
8886
The mounting area was reduced by mak- ing the tw
13759
The A-to-B enable (CEAB) input must be low in ord
17911
via an RF or an infrared transmission medium upo
4950
Note 2: The maximum power dissipation is dictated
4838
  The BRT (Bias Resistor Transistor) contains
4726
The deserializer stays in lock until it cannot de
8877
Output, Pin 14, is suitable for controlling a pow
17212
The AC16543 are 16-bit registered transceivers t
14006
Byte Write Following the start signal from the ma
3755
Before the A/D digitizing the voice-band analog s
10503
In addition, the PCI interface can either be used
9133
RF Micro Devices believes the furnished informati